Part Number Hot Search : 
100PB SY5803 2SA1634 HC1G1 DA100 P30N06FI CPL2598 SF395
Product Description
Full Text Search
 

To Download Q67000-A5060 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Audioprocessor
TDA 4350X
1 1.1
Overview Features
Stereo-Soundprocessing * Three stereo AF inputs, one of the inputs is equipped with floating ground. P-DSO-28-1 * Input level control for individual level setting of the several AF sources in addition with a clipping detector. * Volume control with software controlled switchable loudness function. Frequency response fixed by external components. * Bass- and treble control with clipping detector. * Four independent settable output attenuators for balance/fader function. * Fan-out of the AF outputs software controlled. * AF outputs switchable for driving bride power amplifiers. * I2C Bus controlled immediately, or zero cross detector dependent mute, or immediately mute via extra pin. Control Part * I2C Bus interface * Control of sound processing * Read out of the clipping detector status.
Type TDA 4350X 1.2 Application
Ordering Code Q67000-A5060
Package P-DSO-28-1
The TDA 4350X is a single-chip audio-soundsystem. The circuit can be partitioned into two functional blocks: stereo-soundprocessing and control part.
Semiconductor Group
1
04.96
TDA 4350X
1.3
Pin Configuration (top view) P-DSO-28-1
Figure 1
Semiconductor Group
2
04.96
TDA 4350X
1.4 Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
Pin Definitions and Functions Function CD input right Input 2 right Input 3 right Loudness output right Loudness input right Digital ground Mute I2C Bus SCL I2C Bus SDA + VS supply voltage Corner frequency treble left Corner frequency treble right AF output right front AF output right rear AF output left rear AF output left front RC network bass right RC network bass right RC network bass left RC network bass left Analog ground Bias for AF operation point Loudness output left Loudness input left Input 3 left Input 2 left CD ground CD input left
Semiconductor Group
3
04.96
TDA 4350X
1.5
Functional Block Diagram
Figure 2 Block Diagram
Semiconductor Group 4 04.96
TDA 4350X
2 2.1
Circuit Description Signalprocessing
1. The selection of the AF inputs happens in the input switch. There are three stereo-inputs available. One of the input pairs is equipped with a separate floating ground connection especially provided for external signal sources. Crosstalk to this input is suppressed by common mode rejection. An input level control circuitry behind input switch realizes the adaption of different signal source levels. The circuit offers a control range from 0 dB to + 25 dB with a stepwidth of 2.5 dB. An I2C Bus controlled first clipping detector allows a software controlled level adaption. 2. Next stage in signal path is volume control, with common setting for both channels, a control range of 0 dB to - 78.75 dB and a stepwidth of 1.25 dB. In this stage a loudness function is realized. A loudness control circuit, in fact a second volume control circuit with identical structure, is to be set to a higher level as volume control. The resulting level difference fixes the maximum amplitude response of the loudness function. The frequency response, only bass boost or combined bass and treble boost is fixed by external components. Because the volume and loudness control are strictly independent of each other, the frequency response and threshold of the loudness function is programmable via software. A switch bit allows to enable the loudness function easily. Some possible loudness setups:
Loudness function starting at max. vol. then continuously increasing.
Figure 3
Semiconductor Group
5
04.96
TDA 4350X
Loudness function starting at vol. a then continuously increasing.
Figure 4
Loudness function starting at max. vol. increasing to , following constant .
Figure 5
Semiconductor Group
6
04.96
TDA 4350X
Loudness function starting at vol. a increasing to , following constant .
Figure 6 3. In the following signalpath there is tone control, consisting of bass and treble control. Bass control offers a control range of + 16 dB to - 14 dB with a stepwidth of 2 dB. Frequency characteristic, 1st order or 2nd order (resonance type) is fixed by external components. Treble control also offers a control range of + 16 dB to - 14 dB with a stepwidth of 2 dB. The treble control corner frequency is determinated by an external capacitor. A second clipping detector allows to detect clipping in tone control part. 4. Last stages in signal path are four strictly independent controllable output attenuators to realize balance and fader function. Each unit offers a control range of 0 dB to - 38.75 dB in steps of 1.25 dB. The AF outputs are of a class A-type to avoid distortion via software, the output fan-out can be increased to drive loads up to > 1.5 k. One output of each stereo channel can be inverted software controlled, to drive easily bridge power amplifiers. 5. Mute control may be either done via the volume control setting, or directly for all outputs by setting the IM (immediately mute) bit via I2C Bus. The second bus controlled mute mode is mute after signal zero crossing (ZCM). Two zero cross detectors are built-in, therefore this mute control works independent for left and right channel. Signal off- and on-switching is performed under zero cross detector control. The ZCM status can be read out via I2C Bus (ZCS). After activating ZCM, the ZCS (zero crossing status) bit is set to `1', when all outputs are muted after zero crossing. After deactivating ZCM, the ZCS bit is set to `0' when all outputs are switched on after zero crossing. The IM mute overwrites ZCM mute. Third mute control is hardware mute via a mute pin. If the mute pin is switched to ground all outputs are muted immediately. Hardware mute overwrites all other mute modes.
Semiconductor Group 7 04.96
TDA 4350X
2.2
Controlpart
All functions are controlled via an I2C Bus interface. All data are stored into a latch circuit. The telegram structure is built as follows: Startcondition - chipaddress - any number of databytes - stopcondition. For the databytes the following conditions must be fulfilled: Before transmitting a databyte a subaddress byte must first be placed in the data telegram. 2.2.1 MSB 1 0 0 0 0 1 1 R/W = `0' Read 2.2.2 Subaddress Bytes MSB Switchbyte Inputlevel Volume Loudness Bass/Treble Out rear left Out front left Out rear right Out front right 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 0 1 1 0 LSB 0 1 0 1 0 1 0 1 0 R/W = `1' Write Chipaddress LSB R/W
Semiconductor Group
8
04.96
TDA 4350X
2.2.3
Control Bytes
a) Switch Control Byte MSB ZCM IM IN-CD = `0' IN-CD = `1' IN-2 = `0' IN-2 = `1' IN-3 = `0' IN-3 = `1' Fan Ph IN-3 IN-2 IN-CD CD input OFF; power ON CD input ON Input 2 OFF; power ON Input 2 ON Input 3 OFF; power ON Input 3 ON LSB X
If no input is selected, mute function is active. If no protection against multiple selection implemented! Ph = `0' Ph = `1' Fan = `0' Fan = `1' IM = `0' IM = `1' ZCM = `0' ZCM = `1' Bridgepower amplifier operation ON; power ON Normal operation Normal operation; power ON Increased Fan out ON Normal operation; power ON Immediate mute for all AF outputs Normal operation; power ON Mute after signal zero crossing
IM overwrites ZCM, handware mute overwrites all other mute modes. b) Input Level Control Byte MSB Min. gain Min. gain + 1 Max. gain - 1 Max. gain Max. gain X X X X X X X X X X X X X X X X X X X to X 1 1 1 1 0 0 1 1 0 0 0 0 0 0 0 1 LSB 0 1 1 0 power ON
Semiconductor Group
9
04.96
TDA 4350X
c) Volume Level Control Byte MSB Min. gain Min. gain + 1 Max. gain - 1 Max. gain X X X X 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 power ON
d) Loudness Control Byte MSB Min. gain Min. gain + 1 Max. gain - 1 Max. gain X X X X Ld = `0' Ld Ld Ld Ld 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 power ON
Loudness OFF; power ON (loudness attenuator has the same setting as volume attenuator) Loudness ON
Ld = `1'
Semiconductor Group
10
04.96
TDA 4350X
e) Treble/Bass Control Byte MSB linear max. treble, lin. bass min. treble, lin. bass lin. treble, max. bass lin. treble, min. bass max. treble, max. bass min. treble, min. bass power ON 1 0 1 0 0 1 0 0 1 0 0 1 1 1 1 0 0 0 0 0 0 LSB 0 0 0
1 1
0 0
0 0
0 0
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0 1
0
0 treble
0
0
0
0 bass
0
1
f ) Output Control Bytes MSB Min. gain Min. gain + 1 Max. gain - 1 Max. gain X X X X X X X X X X X X X X X X 0 0 1 1 0 0 1 1 0 0 1 1 LSB 0 1 0 1 power ON
Semiconductor Group
11
04.96
TDA 4350X
2.2.4 MSB CI1
Talkmode LSB CI2 ZCS X X X X X
CI1 = `0' CI1 = `1' CL 2 = `0' CL2 = `1' ZCS = `0' ZCS = `1'
Normal operation Input level control output at clipping level Normal operation Tone control output at clipping level All AF outputs are ON after ZCS set to `0' All AF outputs are muted after ZCM set to `1'
Figure 7 AF Inputs Pin 1/2/3/25/26/27/28
Semiconductor Group
12
04.96
TDA 4350X
Figure 8 AF Outputs Pin 13/14/15/16
Figure 9 Mute Pin 7, I2C Bus SCL Pin 8
Semiconductor Group 13 04.96
TDA 4350X
Figure 10 I2C Bus SDA Pin 9
Figure 11 Corner Frequency Treble Pin 11/12
Semiconductor Group 14 04.96
TDA 4350X
Figure 12 Loudness Pin 4/5/23/24
Figure 13 RC Network Bass Pin 17/18/19/20
Semiconductor Group 15 04.96
TDA 4350X
Figure 14 Bias for AF Operation Point Pin 22
Semiconductor Group
16
04.96
TDA 4350X
3 3.1
Electrical Characteristics Absolute Maximum Ratings Symbol Limit Values min. max. 14 V V V V V V V V V V V V V V V V V V mA mA mA mA mA mA mA mA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Unit Remarks
TA = - 40 C to 85 C
Parameter Supply voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC voltage Max. DC current Max. DC current Max. DC current Max. DC current Max. DC current Max. DC current Max. DC current Max. DC current
V10 V1 V2 V3 V5 V7 V8 V9 V11 V12 V17 V19 V22 V23 V25 V26 V27 V28 I4 I13 I14 I15 I16 I18 I20 I24
V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10 V10
2 5 5 5 5 2 2 2
Semiconductor Group
17
04.96
TDA 4350X
3.1
Absolute Maximum Ratings (cont'd) Symbol Limit Values min. max. 150 125 76 -4 -6 4 6 C C K/W kV kV 1.5 k, 100 pF 1.5 k, 100 pF Unit Remarks
TA = - 40 C to 85 C
Parameter Junction temperature Storage temperature Thermal resistance ESD voltage, HBM ESD voltage, AF outputs
Tj Tg RthSA VESD1 VESD2
Note: Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.
3.2 Operational Range Symbol Limit Values min. Supply voltage Ambient temperature range Input frequency range max. 13.2 85 20 V C kHz 7.5 - 40 0.01 Unit
Parameter
VS TA fI
Note: In the operating range the functions given in the circuit description are fulfilled.
Semiconductor Group
18
04.96
TDA 4350X
3.3
AC/DC Characteristics
Symbol Limit Values min. typ. max. mA 45 Unit Test Condition Test Circuit 1
V10 = 10 V; TA = 25 C
Parameter
Current consumption I10 Signal Section Gain Gain Gain Gain G13-1 G14-1 G15-28 G16-28
0 0 0 0
dB dB dB dB
1 1 1 1
Analogous values are apply for feeding in on pins 2 and 3.
Analogous values are apply for feeding in on pins 25 and 26. Input Level Control Min. gain G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 V1 CI1 V28 CI1 0 dB 1
Max. gain
25
dB
01,0A Vinp 10
1
Stepwidth
2.5
dB
01,X-01, X 1 Vinp X-Vinp (X 1)
1
Analogous values are apply for feeding in on pins 2, 3, 25 and 26. Threshold Clipping detector 1 1.9 Vrms 1
Semiconductor Group
19
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Volume Control Max. gain G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 G13-14 G15-16 G13-16 G14-15 G13 G14 G15 G16 1.25 0 dB 1
Min. gain
- 78.25
dB
02,00; 03,00 Vol. 0; Loud. OFF
1
Tracking error
2
dB
02,3F-02,24; 03,3F 1 Vol. 63-36; Loud. OFF
Stepwidth
dB
02,X-02, (X 1) Vol. X-Vol. (X 1)
1
Loudness Control Max. gain Min. gain Tracking error Stepwidth G4-1 G24-28 G4-1 G24-28 G5-24 G4 G24 1.25 -6 - 84.75 2 dB dB dB dB 03,7F; 02,00 Loud. ON 03,40; 02,00 Loud. 0 1 1
03,7F-03,64; 02,00 1 Loud. 63-36; Loud. ON 03,X-03, (X 1) Loud. X-Loud. (X 1) 1
Semiconductor Group
20
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Output Control Max. gain G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 G13 G14 G15 G16 0 dB 1
Min. gain
- 38.75
dB
08,00; Out 0 07,00; Out 0 05,00; Out 0 06,00; Out 0
08,X-08, (X 1) OutX-Out (X 1) 07,X-07, (X 1) OutX-Out (X 1) 05,X-05, (X 1) OutX-Out (X 1) 06,X-06, (X 1) OutX-Out (X 1)
1
Stepwidth
1.25
dB
1
Semiconductor Group
21
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Bass Control Bass boost G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 G13 G14 G15 G16 1 14 16 dB 04,80; f1 = 40 Hz Bass min, Treble lin 1
Bass cut
- 14
dB
04,8F; f1 = 40 Hz Bass min, Treble lin
1
Bass stepwidth
2
3
dB
04,8X (X 1) BassX-Bass (X 1)
1
Treble Control Treble boost G13-1 G14-1 G15-28 G16-28 G13-1 G14-1 G15-28 G16-28 G13 G14 G15 G16 G13 G14 G15 G16 V1 CI2 V28 CI2 1 14 16 dB 04,80; f1 = 15 kHz Treble max, Bass lin 1
Treble cut
- 14
dB
04,8F; f1 = 15 kHz Treble min, Bass lin
1
Treble stepwidth
2
3
dB
04,8X-04, (X 1) 8 1 TrebleX-Treble (X 1)
Tone linearity
1
2
3
dB
04, 88-04, f1 = 40 Hz ... 15 kHz Treble, Bass lin
1
Threshold clipping detector 2
380
mVrms 04,00 1 f1 = 40 Hz or 15 kHz Treble max, Bass max
Semiconductor Group
22
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol G14-15 G13-16 80 Limit Values min. typ. max. dB Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter Channel separation
V1 or V28 = 300 mVrms 1
Analogous values apply for feeding on pins 2, 3, 25 and 26. Crosstalk attenuation input switch Attenuation mute ain use/out interf. 80 dB Vi use. = 0 Vi interf. = 300 mVrms 1
Feed on pins 1-3 and 25, 26, 28, measured on pins 13-16. a1-13 a1-14 80 dB 02,7F; V1 = 300 mVrms mute active 00,20; V1 = 300 mVrms notselect 02,7F; V28 = 300 mVrms mute active 00,20; V28 = 300 mVrms notselect THD13 < 1 % THD14 < 1 % THD15 < 1 % THD16 < 1 % THD13 < 1 % 01,07; Vinp.7 THD14 < 1 % 01,07; Vinp.7 THD15 < 1 % 01,07; Vinp.7 THD16 < 1 % 01,07; Vinp.7 V1 = 300 mVrms V28 = 300 mVrms 1
a28-15 a28-16
Max. input voltage
V1 V28
2 2 2.2
Vrms Vrms Vrms
1 1 1
Max. output voltage
V13 V14 V15 V16
Distortion
THD13 THD14 THD15 THD16
0.01
0.05 %
1
Semiconductor Group
23
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. 0.1 % V1 = 300 mVrms 02,2F; 03,6F; Vol. 47 V28 = 300 mVrms 02,2F; 03,6F; Vol. 47 Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Analog values apply for feeding in on pins 2, 3, 25 and 26. Distortion THD13 THD14 THD15 THD16 THD13 THD14 THD15 THD16 aS/N13 aS/N14 aS/N15 aS/N16 aS/N13 aS/N14 aS/N15 aS/N16 Unweighted noise voltage VN13 VN14 VN15 VN16 13-14 15-16 RL13, 14 RL15, 16 RL13, 14 1.5 k 4.5 180 180 k 20 0.01 1
Distortion
0.05
0.2
%
V1 = 150 mVrms 04,XX 1 any tone setting V28 = 150 mVrms 04,XX any tone setting VNrms 20 Hz ... 20 kHz V1 = 2 Vrms VNrms 20 Hz ... 20 kHz V28 = 2 Vrms VNrms 20 Hz ... 20 kHz V1 = 0.3 Vrms 02,27; 03,67 Vol. 39 VNrms 20 Hz ... 20 kHz V28 = 0.3 Vrms 02,27; 03,67 Vol. 39 1
Unweighted signal/noise ratio
105
dB
Unweighted signal/noise ratio
60
dB
1
Vrms VNrms 20 Hz ... 20 kHz 02,00; 03,00 Vol. 0
1
Bridge power-amp Modus Load resistor
Bit Ph = `0' Bit Ph = `0' V13, 14 = 2.5 V; THD < 1 % V15, 16 = 2.5 V; THD < 1 % Bit fan = `1' V13, 14 = 2.5 V; THD < 1 % Bit fan = `1' V15, 16 = 2.5 V; THD < 1 % Sub, X-Sub, X 1
1 1 1
1
RL15, 16
DC jump 1 bit
V13
4
mV
1
Semiconductor Group
24
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. 6 mV 01, 03-01, 04-01, 05-01, 06-01, 07 Input level control 01, 07-01, 08-01, 09-01, 0A-01, 08 Input level control Vi interf. = 1 Vrms fi interf. = 100 Hz ... 20 kHz RG = 220 RG = 220 Measurement CCIR 651 Effective Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Analog values apply for measuring on pins 14, 15 and 16. DC jump 1 bit V13 1
DC jump 1 bit
V13
10 mV
1
PSRR Power supply Ripple rejection
aPSRR13 aPSRR14 aPSRR15 aPSRR16
70 70 70 70 30
dB dB dB dB mV 1.5 5.5 50 100 V V A A
1 1 1 1 1 1 1 1 1
Zero crossing detector window Mute active Mute inactive Input current VQML VQMH IQH IQL 0.3 3
Design Hints Input resistance R1 R2 R3 R25 R26 R28 R13 R14 R15 R16 30 k
Output resistance
70
Semiconductor Group
25
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
I2C Bus (SCL, SDA) SCL, SDA Edges Rise time Fall time tR tF 1 300 s ns
Shift Register Clock Pulse SCL Frequency H pulse width L pulse width Start Set-up time Hold time Stop Set-up time Bus free time Data Transfer Set-up time Hold time Input SCL, SDA Input voltage Input current VQH VQL IQH IQL 3 3 5.5 1.5 50 100 V A A 1 1 tSUDAT tHDDAT 250 1 ns s tSUSTO tBUF 4 4 s s tSUSTA tHDSTA 4 4 s s fSCL tHigh tLow 0 4 4 100 kHz s s
Semiconductor Group
26
04.96
TDA 4350X
3.3
AC/DC Characteristics (cont'd)
Symbol Limit Values min. typ. max. Unit Test Condition Test Circuit
V10 = 10 V; TA = 25 C
Parameter
Output SDA (open collector) Output voltage VQH VQL 5.5 0.4 V RL = 2.5 k IQL = 3 mA 1
Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 C and the given supply voltage.
Semiconductor Group
27
04.96
TDA 4350X
Figure 15 Test Circuit
Semiconductor Group 28 04.96
TDA 4350X
Application Circuit 1
Figure 16 Bass Loudness Circuitry and Bass Control Resonance Characteristic
Semiconductor Group 29 04.96
TDA 4350X
Application Circuit 2
Figure 17 Bass/Treble Loudness Circuitry and 1. Order Bass Control Characteristic
Semiconductor Group 30 04.96
TDA 4350X
Diagram
Figure 18 I2C Bus Timing
Semiconductor Group
31
04.96
TDA 4350X
4
Package Outlines P-DSO-28-1 (Plastic Dual Small Outline Package)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device Semiconductor Group 32
Dimensions in mm 04.96
GPS05123


▲Up To Search▲   

 
Price & Availability of Q67000-A5060

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X